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A heuristic optimal discrete bit allocation algorithm is proposed for solving the margin maximization problem in discrete mul-
titone (DMT) systems. Starting from an initial equal power assignment bit distribution, the proposed algorithm employs a mul-
tistaged bit rate allocation scheme to meet the target rate. If the total bit rate is far from the target rate, a multiple-bits loading
procedure is used to obtain a bit allocation close to the target rate. When close to the target rate, a parallel bit-loading procedure is
used to achieve the target rate and this is computationally more eﬃcient than conventional greedy bit-loading algorithm. Finally,
the target bit rate distribution is checked, if it is eﬃcient, then it is also the optimal solution; else, optimal bit distribution can be
obtained only by few bit swaps. Simulation results using the standard asymmetric digital subscriber line (ADSL) test loops show
that the proposed algorithm is eﬃcient for practical DMT transmissions.
Copyright © 2007 Li-Ping Zhu et al. This is an open access article distributed under the Creative Commons Attribution License,
which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
1. INTRODUCTION
Discrete multitone (DMT) is a modulation technique that
has been widely used in various digital subscriber lines
(xDSL), such as asymmetric digital subscriber line (ADSL)
and very-high-speed digital subscriber line (VDSL), per-
mitting reliable high rate data transmission over hostile
frequency-selective channels [1, 2]. Recently, it is proposed
for broadband downstream power-line communications due
to its high flexibility in resources management [3]. A cru-
cial aspect in the design of a DMT system is to allocate bits
and power to the subchannels in an optimal way under var-
ious constraints. One of the problems that are of practical
interest is margin maximization or transmission power min-
imization, also known as margin adaptive (MA) [4].
Many optimal or suboptimal discrete bit-loading algo-
rithms are proposed for solving the problem. Among the al-
gorithms in which the constraint of a target bit rate is consid-
ered, the computational complexity of the Hughes-Hartogs
algorithm [5] and Chow’s algorithm [6] is relatively high.
There are also a lot of computationally eﬃcient algorithms,
including the algorithms proposed by Piazzo [7, 8], the algo-
rithm of Krongold et al. [9], and the Levin-Campello (LC)
algorithms [4, 10, 11]. Researchers afterwards take into ac-
count more constraints including the transmission power
spectral density (PSD) mask and the maximum allowable
size of the QAM constellations [12, 13], and a common fea-
ture of these algorithms is that they all use greedy bit-loading,
either during the whole allocation process or after the initial
allocation. To achieve the target rate, greedy bit-filling adds
one bit at a time to the subchannel that requires the smallest
additional power, while greedy bit-removal removes one bit
at a time from the subchannel that requires the largest addi-
tional power. If the initial bit rate is far from the target rate,
the computation load of these algorithms is heavy. In [14], a
multiple-bits loading procedure is introduced that converges
faster to the optimal solution. Initially, the algorithm calcu-
lates two bit allocations, that is, loop-representative bit allo-
cation and maximum bit rate allocation, to obtain the ini-
tial bit distribution, and then it performs multiple-bits load-
ing for achieving the target rate. However, the extra cost paid
in calculating the loop-representative bit allocation is not al-
ways helpful. When the target rate is high enough, the per-
formance of the algorithm degrades compared to greedy bit-
removal algorithm [14].
In this paper, a heuristic optimal discrete bit allocation al-
gorithm is proposed. The new algorithm starts from an ini-
tial equal power assignment bit distribution determined by
the system PSD mask, and then employs a multi-staged bit
rate allocation scheme to meet the target rate. Specially, if
2 EURASIP Journal on Advances in Signal Processing
the total bit rate is far from the target rate, a multiple-bits
loading procedure is used to obtain a bit allocation close to
the target rate. When close to the target rate, a parallel bit-
loading procedure is used to achieve the target rate. This par-
allel bit-loading step is computationally more eﬃcient than
the conventional greedy bit-loading algorithm. The resulting
bit distribution is not guaranteed to be optimal so it is nec-
essary to perform a clean-up operation using the LC eﬃci-
entizing (EF) algorithm [4] to obtain the optimal solution.
The algorithm achieves exactly the same optimal solutions as
the algorithm in [14], but the computation load is on average
much lower and this can be attributed to the speed up from
the parallel bit-loading step.
The new bit-loading algorithm is explained in detail
in Section 2. Simulation results and analysis are given in
Section 3. Finally, conclusion is drawn in Section 4.
2. THE NEW BIT-LOADING ALGORITHM
Assume a DMT system consisting of M subcarriers. The
transmission power and bit rate (in bits/symbol) of subchan-
nel n (n = 1, 2, . . . ,M) are Pn and bn, respectively. Assume
that each subchannel n has the pulse-response gain Hn and
the noise consisting of crosstalk and thermal noise modeled
as additive white Gaussian noise (AWGN) with power σ2n ,




) = (2bn − 1) Γ
CNRn
, (1)
where CNRn = |Hn|2/σ2n is the subchannel gain-to-noise ra-
tio (CNR) of subchannel n, and Γ is the signal-to-noise ratio
(SNR) gap (in dB) [4], which is given by








+ γm − γc, (2)
where Pe is the given target probability of symbol error
(PSE), γm and γc are the SNR margin and the coding gain,
respectively, and Q−1(x) represents the inverse function of














bn = BT ,
M∑
n=1
Pn ≤ PT ,
0 ≤ bn ≤ b̂n, bn ∈ Z+,n = 1, 2, . . . ,M,
(4)
where BT and PT are the target bit rate and the total power
budget,1 respectively, b̂n is the maximum bit rate of subchan-
nel n, and Z+ represents the set of nonnegative integer. The
1 If the power used for maximum bit rate allocation exceeds PT , then the
most power-expensive bits have to be removed to meet the power budget
constraint and the new bit distribution b̂n determines the maximum bit
rate allocation, as has been indicated in [14]. In practical situations, the
power used for maximum bit rate allocation is usually less than PT .





, n = 1, 2, . . . ,M, (5)
where bmax is the maximum allowable size of the QAM con-
stellations and bn is the bit rate determined by the maximum
allowable power Pn imposed by the system PSD. In practi-
cal systems, the maximum PSD of the system is typically flat
over the region of the transmission bandwidth, so Pn is some
constant given by
Pn = Φ · F, n = 1, 2, . . . ,M, (6)
where Φ is the maximum PSD of the system and F is the










where x denotes the greatest integer that is smaller than x.
The new bit-loading algorithm consists of four steps. Ini-
tially, the algorithm calculates the maximum rate bit-loading
distribution. Then based on this bit distribution, the diﬀer-
ence between the total bit rate B and the target bit rate BT
is used to calculate a loading parameter a. If the diﬀerence
|B − BT | is large, the loading parameter is used in a multiple-
bits loading procedure to add or remove the same number of
bits to or from all the subcarries in a designated set to ac-
celerate allocation. Next, when the bit diﬀerence |B − BT |
is small and nonzero, a parallel bit-filling or bit-removal
is used to meet the target rate. Specially, parallel bit-filling
compares the transmission power increment ΔPn(bn + 1)
(0 ≤ bn < bmax) of all the subcarries in a designated set, and
adds one bit to each of the |B − BT | least power-consumptive
subcarriers, while parallel bit-removal compares the trans-
mission power increment ΔPn(bn) (0 < bn ≤ bmax) of all the
subcarriers in a designated set, and removes one bit from
each of the |B − BT | largest power-consumptive subcarriers.











) = 2(bn−1) Γ
CNRn
. (8)
Finally, since the resulting distribution is not guaranteed to
be optimum, the last step is to use the EF algorithm to check
whether the target rate bit distribution is eﬃcient. If there is
no movement of a bit from one subchannel to another that
reduces the total transmission power, then the resulting bit
distribution is eﬃcient. If the target rate bit distribution is
eﬃcient, it is also the optimal bit distribution; else, the opti-
mal bit distribution can be obtained by several bit swaps. The
following is the detailed algorithm.
(A) Initial maximum bit rate allocation.
(1) Compute the equal power assignment discrete bit dis-
tribution b = [ b1 b2 ··· bM ] in which bn (n = 1, 2, . . . ,M) is
calculated by (6) and (7).
(2) Let bit rate bn be the maximum bit rate calculated by
(5).
The total number of bits loaded in maximum bit rate al-
location is B = ∑Mn=1 bn. Generally, B ≥ BT . If B = BT , go to
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step (D). If B > BT , then the number of bits to be removed is
B diﬀ = B − BT , and the algorithm enters the target bit rate
allocation.
(B) Multibit loading allocation.
Let
∼





= {n : 0 < bn ≤ bmax, n = 1, 2, . . . ,M
} (9)
represent the index set of the subcarriers that carry more bits
and no more bits than bmax, respectively, during initializa-















	= 0 as L
∼
= 0 holds only when
bmax < bn or bn = 0 for all n which is unrealistic for xDSL
applications. Consider the complex case of
∼
L 	= 0.2 The
maximum and the minimum of the diﬀerence between bn
(n ∈
∼

















Define loading parameter a = B diﬀ/L
∼
. Multibit load-
ing allocation, which is upper-bounded by bmax and lower-
bounded by zero, is performed in such a way that the re-
sulting bit distribution is the shift version of the initial bit
distribution b. Therefore, if a (a > 1) bits were to be re-
moved from subcarrier n (n ∈ N
∼
), then a − (bn − bmax) bits





{n : bmax < bn < bmax + a, n ∈
∼
N}, or the number of bits car-
ried by subcarrier n (n ∈
∼
Ns) should be reduced to bn − a.
Following are the notations of subsets and their cardinalities





























































N = {n : bn > 0, n = 1, 2, . . . ,M
}
, L = |N|.
(11)
According to the value of a and the relation among a, v,
and v, several diﬀerent bit allocation schemes can be deter-
mined.
(1) a = 0.
Go to (1) of step (C).
2 For the case of
∼
L = 0, target bit rate allocation is performed by repeated
multiple-bits loading until the value of loading parameter a, where a =
B diﬀ/ L
∼
, is zero, and then parallel bit-loading is executed for achieving
the target bit rate.
(2) a = v.
(i) Remove a bits from all the subcarriers in N
∼
, and up-
date B diﬀ .
(ii) Go to (2) of step (C).
(3) v < a < v.













duce the number of bits carried by the subcarriers in
∼
Ns2 to
bn − v − a, and update B diﬀ .
(iii) Go to (3) of step (C).
(4) a = v.
(i) Remove a bits from all the subcarriers in N
∼
, reduce
the number of bits carried by the subcarriers in
∼
Ns4 to bn−a,
and update B diﬀ .










(iii) Go to (4) of step (C).
(5) v < a.
(i) Remove v bits from all the subcarriers in N
∼
, reduce
the number of bits carried by the subcarriers in
∼
Ns4 to bn − v
and update B diﬀ .
(ii) Do the following loop.
Calculate new loading parameter a = B diﬀ/L. If a < 0,
add |a| bits to all the subcarriers in N , upper-bound bn with
bmax, and update B diﬀ ; else if a > 0, remove a bits from all
the subcarriers in N , lower-bound bn with zero and update
B diﬀ ; else if a = 0, break the loop and go to (5) of step (C).
(C) Parallel-bit loading allocation.
(1) a = 0.
Remove one bit from each of the B diﬀ largest power-
consumptive subcarriers in N
∼
.
(2) a = v.
If B diﬀ = 0, go to step (D); else, remove one bit from






(3) v < a < v.
If B diﬀ = 0, go to step (D); else if B diﬀ < 0, add one bit







Ns2; else, remove one bit from each of the B diﬀ









(4) a = v.
If B diﬀ < 0, add one bit to each of the |B diﬀ| least




Ns4; else, remove one
bit from each of the B diﬀ largest power-consumptive sub-
carriers in N = {n : bn > 0, n = 1, 2, . . . ,M}.
(5) v < a.
If B diﬀ = 0, go to step (D); else if B diﬀ < 0, add one bit
to each of the |B diﬀ| least power-consumptive subcarriers in
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Table 1: Simulation results for ADSL loop T1.601#9 showing diﬀerent allocation phases of the proposed algorithm.







B diﬀ Number of subtractions B diﬀ L Number of bit swaps
2864 a = 0 151 0 151 216 0
2714 a = v 301 216 85 224 0
2563 v < a < v 452 224 12 236 0
2111 a = v 904 242 14 242 0
1809 v < a 1206 491 39 249 0
N ; else, remove one bit from each of the B diﬀ largest power-
consumptive subcarriers in N .
(D) Final eﬃcient adjustment of bit allocation.
As the initial bit distribution is not guaranteed to be opti-
mal without incorporating the minimum power constraint,
the target rate bit distribution is not guaranteed to be eﬃ-
cient, so EF algorithm is employed and the following steps
are executed.
(1) Find the least power-consumptive subcarrier n+ in
∼
Np = {n : 0 ≤ bn < bmax,n = 1, 2, . . . ,M}.
(2) Find the largest power-consumptive subcarrier n− in
N
∼ p
= {n : 0 < bn ≤ bmax, n = 1, 2, . . . ,M}.
(3) If ΔPn+(bn+ + 1) < ΔPn−(bn−), let bn+ = bn+ + 1 and
bn− = bn− − 1, update ΔPn+(bn+ + 1) and ΔPn−(bn−),
and go back to step (1); else, the algorithm ends.
In this way, the optimal bit distribution can be obtained
after very few bit swaps. In many practical situations where
the PSD is flat, the optimal bit distribution is obtained af-
ter parallel bit-loading due to the discretization nature of the
task. Hence, in most cases, this procedure only plays the role
of checking whether the target rate bit distribution is optimal
or not, and bit swaps procedure can be omitted.
3. SIMULATION RESULTS AND ANALYSIS
Using the new bit-loading algorithm given in the previous
section, we present extensive simulation results for various
standard ADSL test loops and target rates. The ADSL loops
employ a duplex transmission strategy with echo cancel-
ing and the ADSL downlinks with subcarriers 7 through
255 loaded are tested. An AWGN floor of −135dBm/Hz
is assumed. For ADSL test loop T1.601#7, T1.601#9, and
T1.601#13, the operating environment with 50 high bit rate
DSL (HDSL) and 50 integrated services digital network
(ISDN) crosstalkers is assumed. For other ADSL test loops,
the environment with 1 ADSL crosstalker is assumed. The
total power budget is 100mW, the PSD mask is -40 dBm/Hz,
the SNR margin is 4 dB, the coding gain is 4 dB, and the tar-
get PSE is Pe = 10−7. The maximum size of the QAM con-
stellations is set at bmax = 15.
Table 1 gives the numerical results of corresponding pa-
rameters in a diﬀerent allocation phase for ADSL test loop








































Figure 1: Bar chart of seven diﬀerent bit distributions for ADSL
loop T1.601#9.
1809 correspond to allocation scheme a = 0, a = v, v < a <
v, a = v, and v < a, respectively. Parameters given in Table 1
include the bit diﬀerence B diﬀ after maximum bit rate allo-
cation, number of subtractions in performing the multiple-
bits loading, number of bits B diﬀ allocated by parallel bit-
filling or bit-removal, the cardinality L of the designated sub-
channel set in which parallel bit-filling or bit-removal is per-
formed, and the number of bit swaps in final bit allocation
adjustment. As shown in Table 1, the number of bit swaps in
each case is zero. Simulation on other ADSL test loops under
various target rates also shows that the number of bit swaps
is at most 3, and in most cases the number of bit swaps is
zero, meaning that the bit distribution is optimal after paral-
lel bit-loading.
Figure 1 shows the bar chart of seven diﬀerent bit dis-
tributions for loop T1.601#9. Bit distributions number 5 to
number 1 are the optimal bit distributions corresponding to
allocation scheme a = 0, a = v, v < a < v, a = v, and v < a,
Li-Ping Zhu et al. 5

























B diﬀ L A C A C A C
T1.601#7
2262 248 70 238 232 19 244 387 16 590 251 4446 1.54 3.73
1759 0 185 244 493 29 237 369 44 955 522 6438 0.71 6.98
1257 244 212 218 493 71 210 667 46 004 564 12 354 1.18 3.72
754 437 99 182 493 166 186 634 17 919 659 17 015 0.96 1.05
251 413 93 118 784 18 98 598 10 881 802 1593 0.75 6.83
T1.601#13
2628 249 196 231 216 76 228 640 45 080 292 14 402 2.19 3.13
2044 249 99 248 246 52 246 446 24 453 298 11 414 4.55 2.14
1460 0 13 249 495 34 243 25 3224 529 7667 0.05 0.42
876 240 115 204 495 154 206 469 23 345 649 19 789 0.72 1.18
292 413 127 132 818 12 102 866 16 637 830 1146 1.04 14.5
CSA#4
2620 249 55 248 243 48 249 358 13 585 291 10 776 1.23 1.26
2038 249 220 249 492 132 249 688 54 560 624 24 090 1.10 2.26
1456 0 136 249 492 216 249 271 33 728 708 30 348 0.38 1.11
873 245 202 241 492 60 239 648 48 480 552 12 510 1.17 3.88
291 245 73 156 492 168 188 390 11 315 660 17 388 0.59 0.65
CSA#6
2606 249 50 248 244 45 249 348 12 350 289 10 170 1.20 1.21
2027 249 196 249 493 145 249 640 48 608 638 25 520 1.00 1.90
1448 0 137 249 493 207 249 273 33 976 700 30 015 0.39 1.13
869 246 196 240 493 45 237 637 46 844 538 9630 1.18 4.86
290 246 70 154 493 154 183 385 10 710 647 16 247 0.60 0.66
CSA#7
2567 249 228 249 248 37 249 704 56 544 285 8510 2.47 6.64
1996 249 155 249 497 110 249 558 38 440 607 21 285 0.92 1.81
1426 249 83 249 497 182 249 414 20 584 679 28 665 0.61 0.72
856 0 238 248 497 5 243 475 58 786 502 1200 0.95 48.99
285 248 84 158 497 92 162 415 13 188 589 10 626 0.70 1.24
CSA#8
2546 249 217 249 248 35 249 682 53 816 283 8085 2.41 6.66
1980 249 149 249 497 103 249 546 36 952 600 20 291 0.91 1.82
1415 249 82 249 497 170 249 412 20 336 667 27 795 0.62 0.73
849 0 235 246 497 238 246 469 57 575 735 30 107 0.64 1.91
283 246 82 157 497 84 157 409 12 792 581 9618 0.70 1.33
Mid-CSA
2795 249 174 248 235 75 248 596 42 978 310 15 750 1.92 2.73
2174 249 51 249 497 199 249 350 12 648 696 29 651 0.50 0.43
1553 249 177 249 497 73 249 602 43 896 570 15 476 1.06 2.84
932 249 54 249 497 196 249 356 13 392 693 29 498 0.51 0.45
311 245 73 164 497 74 164 390 11 899 571 9361 0.68 1.27
respectively. Bit distributions number 7 and number 6 cor-
respond to initial equal power assignment bit distribution b
and maximum bit rate distribution, respectively.
To evaluate the computational eﬃciency of the pro-
posed algorithm, we compare the main computation load of
the proposed algorithm with that of the algorithm in [14]
for ADSL test loop T1.601#7, T1.601#13, CSA#4, CSA#6,
CSA#7, CSA#8, and Mid-CSA [15], with target bit rate cor-
responding to 90%, 70%, 50%, 30%, and 10% of the loop’s
maximum bit rate. The computation load of the proposed
algorithm is mainly determined by the operations in per-
forming multiple-bits loading and parallel bit-loading, while
that of the algorithm in [14] is mainly determined by the
operations in performing multiple-bits loading and greedy
bit-loading. For the same number of bits B diﬀ to be al-
located in the subchannel set with the same number of
subchannels L, parallel bit-loading performs B diﬀ adjust-
ment in one step compared to the B diﬀ greedy bit-loading
steps, thus is computationally more eﬃcient. Assume that
the transmission power increment of each subchannel is
obtained beforehand. Parallel bit-loading requires L − 1 +
L − 2 + · · · + L − B diﬀ comparisons and B diﬀ additions
or subtractions, while greedy bit-loading requires (L− 1) ·
B diﬀ comparisons, B diﬀ additions or subtractions, and an
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extra of B diﬀ −1 multiplications or divisions in updating
the transmission power increment. The number of com-
parisons, the basic operation, of the parallel bit-loading is
(B diﬀ −1) · B diﬀ/2 less than that of the greedy bit-loading.
Table 2 shows the experimental results of the number of
subtraction and/or addition in performing the multiple-bits
loading, the number of bits B diﬀ allocated by parallel bit-
loading or greedy bit-loading, and the cardinality L of the
designated subchannel set in which parallel bit-loading or
greedy bit-loading is performed. Themain computation load
of the two algorithms, which is calculated based on these re-
sults, depends on two kinds of operations, that is, arithmetic
operation and comparison, which are represented by sym-
bols “A” and “C” in Table 2, respectively. The computation
load of minor adjustment using the EF algorithm is low as
it obtains the optimal solution with the minimum number
of bit swaps. Specially, the number of bit swaps for each sce-
nario of Table 2 is zero. The number of “A” operations for
the proposed algorithm is the sum of two parts: the num-
ber of subtraction or addition for multiple-bits loading and
the number of subtraction or addition B diﬀ for parallel bit-
loading. The number of “A” operations for the algorithm in
[14] is the sum of three parts: the number of subtraction or
addition for multiple-bits loading, the number of subtrac-
tion or addition B diﬀ for greedy bit-loading, and the num-
ber of multiplication or division B diﬀ −1 for updating the
transmission power increment. The number of “C” opera-
tions for the proposed algorithm is L− 1 + L− 2 + · · ·+ L−
B diﬀ , while that of “C” operations for the algorithm in [14]
is (L− 1)·B diﬀ . To facilitate comparison of the computation
load of the two algorithms, the ratios of the number of opera-
tions for the algorithm in [14] to the number of correspond-
ing operations for the proposed algorithm are also provided.
As can be seen from Table 2, the number of “C” opera-
tions is muchmore than that of “A” operations, meaning that
parallel bit-loading and greedy bit-loading play the most im-
portant part in determining the computation load of the pro-
posed algorithm and the algorithm in [14], respectively, and
the basic operation of the two algorithms is compared. The
smaller the value of B diﬀ and L is, the lighter the compu-
tation load is. Obviously, the main computation load of the
proposed algorithm, that is, the number of “C” operations, is
much lower than that of the algorithm in [14] in most cases.
So it can be expected that the proposed algorithm is faster
than the algorithm in [14] except when the algorithm in [14]
ends up with a low value of B diﬀ .
Using order-statistic selection algorithm [16], parallel
bit-loading can be performed in O(L) time. As L ≤ M, the
proposed algorithm is as eﬃcient as the LC algorithms which
has the computational complexity of O(M), and more ef-
ficient than the algorithms of Piazzo [8] and Krongold et
al. [9], both of which have the computational complexity of
O(M · logM).
4. CONCLUSION
In this paper, a heuristic optimal discrete bit allocation al-
gorithm for margin maximization in DMT systems is pre-
sented. Compared to existing multiple-bits-loading-based
algorithm which calculates an initial eﬃcient bit calculation
whatever the target bit rate is, the proposed algorithm ismore
flexible in that it performs bit swaps only when the target bit
allocation is not eﬃcient. Compared to conventional greedy
bit-loading algorithm, the introduced parallel bit-loading al-
gorithm is computationally more eﬃcient. Numerical results
on the standard ADSL test loops show the reduced compu-
tational load of our algorithm in comparison with existing
multiple-bits-loading-based algorithm. The idea of our al-
gorithm can also be applied to bit allocation in other DMT
transmission systems.
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